

# A High-Speed Cache Design

Jacob Breiholz

Leiqing Cai

Ashley Morse

Qing Qin

12/2/2014

Introduction	Design		Layout	Simulation	Metrics
	Architecture	Components			

## Requirements and Goals

- Design an SRAM, including the schematic and layout, using FreePDK 45nm technology.
  - Capable of reading and writing one 32-bit word per clock cycle.
  - Robust enough to maintain operation with temperature, supply voltage, and process variability.
- Verify functionality through simulations.
- Optimize design to reduce key metric:  
 $(\text{Energy per Access}) \times \text{Delay}^2 \times \text{Area} \times \text{IdlePower}$

Introduction	Design		Layout	Simulation	Metrics
	Architecture	Components			

## Key Parameters

Parameter	Value
Total Memory Size	64 kbit
Word Size	32 bit
# of Blocks	16
# of Columns/Block	64
# of Rows/Block	64
# of Words/Row	2

Introduction

Design

Architecture

Components

Layout

Simulation

Metrics


# Architecture

Row  
Decoder


Block  
Decoder

Control  
Block


Memory  
Blocks




# Block Schematic



# SRAM Array





# SRAM Bit Cell



$$CR = \frac{W_1}{W_5} = \frac{W_3}{W_6} = 0.8$$

$$PR = \frac{W_2}{W_5} = \frac{W_4}{W_6} = 1.2$$

# SRAM Bit Cell








# Row Decoder

- 6-to-64 decoder
- 2-stage hierarchy
  - predecoder stage
  - AND the outputs of 1st stage



Introduction	Design		Layout	Simulation	Metrics
	Architecture	Components			

# Row Decoder - Comparing PreDec Architecture

	Delay $D_0 \rightarrow Q_{63}$ (ps)	Energy (pJ)	# of FET
2-to-4 DNOR Pre Dec.	N/A	14.3	680
2-to-4 DNAND Pre Dec.	N/A	2.47	656
2-to-4 NOR Pre Dec.	102	0.715	572
2to4 NOR Pre Dec. with PMOS PG on Inverter	114	0.681	636
3-to-8 NOR Pre. Dec.	85.9	0.582	492

Introduction	Design		Layout	Simulation	Metrics
	Architecture	Components			


## Row Decoder - Comparing 3-to-8 PreDec

3-to-8 NOR Pre Dec	Delay $D_0 \rightarrow Q_{63}$ (ps)	Energy (pJ)	# of FET
Original	85.9	0.582	492
PMOS PG on Inverter	95.5	0.553	556
PMOS PG on Inverter and HVT NMOS in NOR	88.0	0.592	556
Pass Gate (5 tran.) AND	112	0.684	556

Introduction	Design		Layout	Simulation	Metrics
	Architecture	Components			

## Row Decoder - Width


- The optimal widths ( $\sim 1.4$ ) are circled
- Still kept  $W_p/W_n$  at 1 to keep area and delay at minimum



Introduction	Design		Layout	Simulation	Metrics
	Architecture	Components			


## Row Decoder Output

- As long as decoder's delay is less than half a clock period, the delay for accessing the outputs is only 1 TX gate delay
- Transmission setup also drives outputs to 0 at the beginning



# Block Decoder

- 4-to-16 Decoder



Introduction	Design		Layout	Simulation	Metrics
	Architecture	Components			

## Block Decoder - Comparing Architectures

	Delay $D_0 \rightarrow Q_{63}$ (ps)	Energy (fJ)	# of FET
2-to-4 NOR Pre Dec.	47.5	96.3	136
2-to-4 NOR Pre Dec. with PMOS PG on Inverter	56.0	95.2	152
4to16 NOR	41.1	84.3	136


- Proven to be ~3ps faster in overall design than 4to16 NOR



# Decoders – Comparing Architectures


**Row Decoder:**  
3-to-8 Static Nor  
PreDecoder

**Block Decoder:**  
2-to-4 Static Nor  
PreDecoder




# Sense Amplifier


- voltage mode amplifier
- dynamic
- simple and reliable
- easy timing requirements
- resistant to supply noise variation



# Bitcell Layout




## 2-by-2 Bitcell Layout



# Functionality




# Energy Reduction





# Energy Reduction



LWL Turned off Earlier

Smaller  $\Delta V$

Introduction	Design		Layout	Simulation	Metrics
	Architecture	Components			

# Metrics

Category	Metrics	Value
Delay	Read Delay	499 ps
	Write Delay	393 ps
	Minimum Clock Cycle	530 ps
Area	Bit Cell Area	0.71 μm <sup>2</sup>
	Total Area (Estimate)	> 0.105 mm <sup>2</sup>
Energy	Energy Per Access	3.82 pJ
	Idle Power	2.43 mW
(Energy per Access) × Delay <sup>2</sup> × Area × IdlePower		3.09 × 10 <sup>-34</sup> J sec <sup>2</sup> mm W